JPH0465531B2 - - Google Patents
Info
- Publication number
- JPH0465531B2 JPH0465531B2 JP20610090A JP20610090A JPH0465531B2 JP H0465531 B2 JPH0465531 B2 JP H0465531B2 JP 20610090 A JP20610090 A JP 20610090A JP 20610090 A JP20610090 A JP 20610090A JP H0465531 B2 JPH0465531 B2 JP H0465531B2
- Authority
- JP
- Japan
- Prior art keywords
- gate
- insulating film
- source
- substrate
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20610090A JPH03129741A (ja) | 1977-09-14 | 1990-08-02 | Mos型半導体装置の製造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11072477A JPS5444482A (en) | 1977-09-14 | 1977-09-14 | Mos type semiconductor device and its manufacture |
JP20610090A JPH03129741A (ja) | 1977-09-14 | 1990-08-02 | Mos型半導体装置の製造方法 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11072477A Division JPS5444482A (en) | 1977-09-14 | 1977-09-14 | Mos type semiconductor device and its manufacture |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH03129741A JPH03129741A (ja) | 1991-06-03 |
JPH0465531B2 true JPH0465531B2 (en]) | 1992-10-20 |
Family
ID=26450280
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20610090A Granted JPH03129741A (ja) | 1977-09-14 | 1990-08-02 | Mos型半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH03129741A (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2385031A1 (en) * | 1999-09-17 | 2001-03-22 | Telefonaktiebolaget Lm Ericsson | A self-aligned method for forming deep trenches in shallow trenches for isolation of semiconductor devices |
-
1990
- 1990-08-02 JP JP20610090A patent/JPH03129741A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH03129741A (ja) | 1991-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6231506B2 (en]) | ||
JP3025277B2 (ja) | 電力半導体装置およびその製造方法 | |
US4638347A (en) | Gate electrode sidewall isolation spacer for field effect transistors | |
US4521448A (en) | Method of manufacturing semiconductor device | |
EP0036573B1 (en) | Method for making a polysilicon conductor structure | |
US5182234A (en) | Profile tailored trench etch using a SF6 -O2 etching composition wherein both isotropic and anisotropic etching is achieved by varying the amount of oxygen | |
JP2002299620A (ja) | 炭化珪素半導体装置の製造方法 | |
US4409722A (en) | Borderless diffusion contact process and structure | |
US4371407A (en) | Method for producing semiconductor device | |
US4587709A (en) | Method of making short channel IGFET | |
JPH0465531B2 (en]) | ||
KR100319610B1 (ko) | 반도체 소자의 트랜지스터 및 그 제조방법 | |
JPS62291176A (ja) | 半導体装置の製造方法 | |
KR0170436B1 (ko) | 모스트랜지스터 제조방법 | |
JPH0465530B2 (en]) | ||
JPS5856436A (ja) | 半導体装置の製造方法 | |
JPS6316672A (ja) | 半導体素子の製造方法 | |
JPH0567634A (ja) | Mis型半導体装置の製造方法 | |
JPH01103874A (ja) | Mos型半導体装置およびその製造方法 | |
JPS6117144B2 (en]) | ||
JPH09162166A (ja) | 半導体装置の製造方法 | |
JP2003179138A (ja) | 半導体装置 | |
KR950021245A (ko) | 반도체 소자 제조방법 | |
KR19980048967A (ko) | 전계 효과 트랜지스터 제조방법 | |
JPH0562994A (ja) | 半導体素子の製造方法 |